publication venue for Robustness and reproducibility of simple and complex synthetic logic circuit designs using a DBTL loop 2023 Highly efficient libraries design for saturation mutagenesis 2022 Highly-automated, high-throughput replication of yeast-based logic circuit design assessments 2022
